



Model  
BKLB  
BKNB

REV

CHANGE LIST


Page 11 -- Change R1027 pull high from +3V to +3V\_S5 for SYS\_RESET,Follow CRB request  
 Page 11 -- ADD RTC battery detect for ASSY line request.  
 Page 13 -- ADD R1220 pull high to +3V\_S5 for PCH\_SPI1\_SI and no mount.  
 Page 14 -- ADD GL703GD for 1050 MBID.  
 Page 16 -- DEL R1181,R1179,R1182,R1180,R1183,R1184 Series for PCH SD signal for EMI verify  
 Page 17 -- Modify H12 layout for Thermal issue and add 0ohm for EMI request  
 Page 23 -- Change VR67 from 100K to 150K for solve power off timing for GPU  
 Page 23 -- Add VR174,VQ15,VC486 for solve power off timing for GPU. Re-work ok and verify on latest report  
 Page 23 -- Add VR173,VQ14,VC485 for solve power off timing for GPU. Re-work ok and verify on latest report  
 Page 32 -- Change C320 ,C338,C339 size from 0201 to 0402 for SMT line request.  
 Page 34 -- Change R231 10K from mount to no mount. There is pull high on PCH side.  
 Page 34 -- Change TR3 from 10K to 18.7K. To define GPU thermal OT on 120 degree.  
 Page 35 -- Add AR126 and AR127 Bead for solve ESD and Change AC45 AC42 from 100p to 680P And Change TVS on SLEEVE and RING2  
 Page 36 -- Add RTC\_DET# at GPA0 for Assy line request.  
 Page 36 -- Change KR72 form 100K to 200K for PR stage.  
 Page 50 -- Change KC85 size form 0201 to 0402 for SMT line request.  
 Page 51 -- Add MR28 10K to pull down on PCIE\_CLKREQ\_CR#, Realtek request to always pull down.

PR


MP

DOC NO.	PROJECT MODEL :	BKLB/BKNB	APPROVED BY:	DATE:	2018/01/29
	PART NUMBER:		DRAWING BY:	REVISION:	3A






# KABY LAKE Processor (DDR4)










Place Close to U1




# CFL Processor (POWER)

Follow CFL H page 126 to 45W(GT2): +VCCGT=34A





Follow CFL H EDS page 130 to 45W(GT2): VCC\_CORE=128A for 6 code  
Follow CFL H EDS page 130 to 45W(GT2): VCC\_CORE=86A for 4 code





Sense resistor should be placed within 2 inches (50.8 mm) of the processor socket  
Trace Impedence 50 ohm



KBL-HProcessor (GND)

KBL-H Processor (RESERVED, CFG)







PCIE[4:1]  
CM246 only  
QM370 NA


If a USB port(s) is not implemented on the platform:  
OC [x]# pins require a pull-up to V3.3A with 8.2k~10 K resistors

1. Add USB2\_OC5#\_USB2\_OC7#\_USB2\_OC8# net pull high
2. R987,R988,R989,R990,R991 TO MOUNT 10K





Please near U25





**Quanta Computer Inc.**  
**PROJECT : BKLB & BKNB**  
 Size Document Number PCH 1/7 (DMI/USB/PCIE) Rev 2A  
 Date: Tuesday, January 30, 2018 Sheet 10 of 59





HDD1 SATA2 6Gb/s


### PLTRST#(CLG)





0129 PR Change  
Place to BOI

- TP203 PCH\_SPI\_CS0# R
- TP204 PCH\_SPI\_CLK R
- TP205 PCH\_SPI\_SI R
- TP206 PCH\_SPI\_SO R
- TP207 BIOS\_WP#
- TP208 HOLD#
- TP209

### PCH SPI ROM(CLG)



Put damping resistor close to CPU



R need place to BOT  
R need place to BOT

	Panel ID1	Panel ID2
FHD	11	
4K2K	1	0
HD	0	1

	BOARD_ID0	BOARD_ID1	BOARD_ID2	BOARD_ID3
GE15 1050TI ID1 ROG	00	0	0	
GE17 1050TI ID1 ROG	00	0	0	1
GD17 1050 ID1 ROG	0	0	10	
	0	0	11	
	0	1	0	0
	0	1	0	1
	0	1	1	0
	0	1	1	1
	1	0	0	0
	1	0	0	1
	1	0	1	0
	1	0	11	

0104 PR Change

Cannon Lake PCH-H Strapping Table

Pin Name	Strap description	Sampled	Configuration	xxxx PCH STRAPS SETTING STATUS
GPP_B14 (SPKR)	Top Swap Override	PCH_PWROK	0 = *Disable Top Swap (IPD 20K) Default 1 = Enable Top Swap Mode	+3V_S50 R1086 *1K 4 ACZ_SPKR (11)
GPP_B18 (GSP10_MOSI)	No reboot	PCH_PWROK	0 = *Disable No Reboot (IPD 20K) Default 1 = Enable No Reboot Mode	+3V_S50 R1087 *1K 4 GSP10_MOSI
GPP_C2 (SMBALERT#)	TLS Confidentiality	RSMRST#	0 = *Disable Intel ME Cryp to TLS(IPD 20K) Default 1 = Enable Intel ME Cryp to TLS	+3V_S50 R1088 *1K 4 SMBALERT# (11)
GPP_B22 (GSP11_MOSI)	Boot BIOS Strap Bit BBS	PCH_PWROK	0 = *SPI (IPD 20K) Default 1 = LPC	+3V_S50 R1089 *1K 4 GSP11_MOSI
GPP_C5 (SML0ALERT#)	eSPI or LPC	RSMRST#	0 = *LPC is selected for EC (IPD 20K) Default 1 = eSPI selected for EC	TP213 SML0ALERT# (11)
SPI0_MOSI	Reserved	RSMRST#	(IPU 15 ~ 40K) This signal has an internal pull-up. This strap should sample HIGH. There should NOT be any on-board device driving it to opposite direction during strap sampling.	
GPP_H15 (SML3ALERT#)	Reserved	RSMRST#	(IPU 15 ~ 40K) This signal has an internal pull-up. This strap should sample HIGH. There should NOT be any on-board device driving it to opposite direction during strap sampling.	TP214 SML3ALERT# (13)
GPP_B23 (SML1ALERT# /PCHHOT#)	Reserved	RSMRST#	(IPD 20K) This signal has an internal pull-down. This strap should sample LOW. There should NOT be any on-board device driving it to opposite direction during strap sampling.	TP215 SML1ALERT# (11)
SPI0_IO2	Reserved	RSMRST#	(IPU 15 ~ 40K) This signal has an internal pull-up. This strap should sample HIGH. There should NOT be any on-board device driving it to opposite direction during strap sampling.	
SPI0_IO3	Reserved	RSMRST#	(IPU 15 ~ 40K) This signal has an internal pull-up. This strap should sample HIGH. There should NOT be any on-board device driving it to opposite direction during strap sampling.	
HDA_SDO (I2S0_TXD)	Flash Descriptor Security Override / Intel ME Debug Mode	PCH_PWROK	0 = *Enable security in the Flash Description (IPD 20K) Default 1 = Disable Flash Descriptor Security (Override)	EC Drive High for OVERRIDE
GPP_H12 (SML2ALERT#)	eSPI Flash Sharing Mode	RSMRST#	0 = *Master Attached Flash Sharing (MAFS) enabled (IPD 20K)Default 1 = Slave Attached Flash Sharing (SAFS) enabled.	TP216 SML2ALERT# (13)
GPP_B16 (DDPB_CTRLDATA)	Display Port B Detected	PCH_PWROK	0 = *Port B is not detected (IPD 20K) (Default) 1 = Port B is detected	INT_HDMI_SCL R1090 2.2K 4 INT_HDMI_SDA R1091 2.2K 4 +3V
GPP_I8 (DDPC_CTRLDATA)	Display Port C Detected	PCH_PWROK	0 = *Port C is not detected (IPD 20K) (Default) 1 = Port C is detected	
GPP_I10 (DDPD_CTRLDATA)	Display Port D Detected	PCH_PWROK	0 = *Port D is not detected (IPD 20K) (Default) 1 = Port D is detected	DDPD_CTRLCLK R1094 2.2K 4 DDPD_CTRLDATA R1095 2.2K 4 +3V
GPP_F23	Display Port F Detected	PCH_PWROK	0 = *Port F is not detected (IPD 20K) (Default) 1 = Port F is detected	CFL - H CPU Not Support DDI Port F
GPP_J4 (CNV_RBI_DT/UART0_RTS#)	XTAL Frequency Select	RSMRST#	An external pull-up is required on this strap since 38.4MHz XTAL is not supported on the PCH 0 = *38.4MHz XTAL frequency selected. (IPD 20K) (Default) 1 = 24MHz XTAL frequency selected.	+1.8V_S50 R1141 4.7K 4 R1142 *20K/F 4
GPP_J6 (CNV_RGL_DT/UART0_TXD)	M.2 CNV Mode Select	RSMRST#	An external pull-up or pull-down is required. 0 = Integrated CNVi enable. (Default) 1 = Integrated CNVi disable.	+1.8V_S50 R1143 20K/F 4 R1144 *20K/F 4
GPP_J9	1.8V VCCPSPI	RSMRST#	0 = *VCCSPI is connected to 3.3V rail. (IPD 20K) (Default) 1 = VCCSPI is connected to 1.8V rail	TP217 R1145 *10K 4 GPP_J9 (16)
GPD7	Reserved	DSW_PWROK	This strap should sample HIGH. There should NOT be any on-board device driving it to opposite direction during strap sampling.	External pull-up is required. Recommend 100K. +3V_S50 R1196 10K 4 GPD7 (10) R1146 *10K 4


Warning: This strap must be configured to '0' (SAFS is disabled) if the eSPI or LPC strap is configured to '0' (eSPI is disabled)

Change R114 form 10K to 4.7K

PCH Strap: GPP\_J4 = XTAL SELECT-1 HIGH -> 24 MHz / LOW -> 38.4 MHz

PCH Strap: GPP\_J6 = M.2 CNVI STRAP HIGH -> DISABLE / LOW -> ENABLE

Note: If VCCSPI is connected to 1.8V rail, this pin strap must be a '1' for the proper functionality of the SPI (Flash) I/Os



1.24V for CNVi logic = VCCDPHY\_1P24 + VCCPRIM\_1P24  
 This rail is generated internally with a LDO and needs to be routed to the motherboard so that the rail can be supplied back to the SoC.  
 Refer to the Platform Design Guide for implementation details.


U25L		
BG3	VSS_145	VSS_196
BG33	VSS_146	VSS_197
BG37	VSS_147	VSS_198
BG4	VSS_148	VSS_199
BG48	VSS_149	VSS_200
C12	VSS_150	VSS_201
C25	VSS_151	VSS_202
C30	VSS_152	VSS_203
C4	VSS_153	VSS_204
C48	VSS_154	VSS_205
C5	VSS_155	VSS_206
D12	VSS_156	VSS_207
D16	VSS_157	VSS_208
D17	VSS_158	VSS_209
D30	VSS_159	VSS_210
D33	VSS_160	VSS_211
D8	VSS_161	VSS_212
E10	VSS_162	VSS_213
E13	VSS_163	VSS_214
E15	VSS_164	VSS_215
E17	VSS_165	VSS_216
E19	VSS_166	VSS_217
E22	VSS_167	VSS_218
E24	VSS_168	VSS_219
E26	VSS_169	VSS_220
E31	VSS_170	VSS_221
E33	VSS_171	VSS_222
E35	VSS_172	VSS_223
E40	VSS_173	VSS_224
F42	VSS_174	VSS_225
F8	VSS_175	VSS_226
F41	VSS_176	VSS_227
F43	VSS_177	VSS_228
F47	VSS_178	VSS_229
G44	VSS_179	VSS_230
G6	VSS_180	VSS_231
H8	VSS_181	VSS_232
J10	VSS_182	VSS_233
J26	VSS_183	VSS_234
J29	VSS_184	VSS_235
J4	VSS_185	VSS_236
J40	VSS_186	VSS_237
J46	VSS_187	VSS_238
J47	VSS_188	VSS_239
J48	VSS_189	VSS_240
J9	VSS_190	VSS_241
K11	VSS_191	VSS_242
K39	VSS_192	VSS_243
M16	VSS_193	VSS_244
M18	VSS_194	VSS_245
M21	VSS_195	VSS_246

12 OF 13  
PCH\_CFL-H\_874P


U25I		
A2	VSS_1	VSS_73
A28	VSS_2	VSS_74
A3	VSS_3	VSS_75
A33	VSS_4	VSS_76
A37	VSS_5	VSS_77
A4	VSS_6	VSS_78
A45	VSS_7	VSS_79
A46	VSS_8	VSS_80
A47	VSS_9	VSS_81
A48	VSS_10	VSS_82
A5	VSS_11	VSS_83
A8	VSS_12	VSS_84
AA19	VSS_13	VSS_85
AA20	VSS_14	VSS_86
AA25	VSS_15	VSS_87
AA27	VSS_16	VSS_88
AA28	VSS_17	VSS_89
AA30	VSS_18	VSS_90
AA31	VSS_19	VSS_91
AA49	VSS_20	VSS_92
AA5	VSS_21	VSS_93
AB19	VSS_22	VSS_94
AB25	VSS_23	VSS_95
AB31	VSS_24	VSS_96
AC12	VSS_25	VSS_97
AC17	VSS_26	VSS_98
AC33	VSS_27	VSS_99
AC38	VSS_28	VSS_100
AC4	VSS_29	VSS_101
AC46	VSS_30	VSS_102
AD1	VSS_31	VSS_103
AD19	VSS_32	VSS_104
AD2	VSS_33	VSS_105
AD22	VSS_34	VSS_106
AD25	VSS_35	VSS_107
AD49	VSS_36	VSS_108
AE12	VSS_37	VSS_109
AE33	VSS_38	VSS_110
AE38	VSS_39	VSS_111
AE4	VSS_40	VSS_112
AE46	VSS_41	VSS_113
AF22	VSS_42	VSS_114
AF25	VSS_43	VSS_115
AF28	VSS_44	VSS_116
AG1	VSS_45	VSS_117
AG22	VSS_46	VSS_118
AG23	VSS_47	VSS_119
AG25	VSS_48	VSS_120
AG27	VSS_49	VSS_121
AG28	VSS_50	VSS_122
AG30	VSS_51	VSS_123
AG49	VSS_52	VSS_124
AH12	VSS_53	VSS_125
AH17	VSS_54	VSS_126
AH33	VSS_55	VSS_127
AH38	VSS_56	VSS_128
AJ19	VSS_57	VSS_129
AJ20	VSS_58	VSS_130
AJ25	VSS_59	VSS_131
AJ27	VSS_60	VSS_132
AJ28	VSS_61	VSS_133
AJ30	VSS_62	VSS_134
AJ31	VSS_63	VSS_135
AK19	VSS_64	VSS_136
AK20	VSS_65	VSS_137
AK25	VSS_66	VSS_138
AK27	VSS_67	VSS_139
AK28	VSS_68	VSS_140
AK30	VSS_69	VSS_141
AK31	VSS_70	VSS_142
AK4	VSS_71	VSS_143
AK46	VSS_72	VSS_144

13 OF 13  
PCH\_CFL-H\_874P



AL12		
AL17	VSS_73	VSS_145
AL21	VSS_74	VSS_146
AL24	VSS_75	VSS_147
AL26	VSS_76	VSS_148
AL29	VSS_77	VSS_149
AL33	VSS_78	VSS_150
AL38	VSS_79	VSS_151
AM1	VSS_80	VSS_152
AM18	VSS_81	VSS_153
AM32	VSS_82	VSS_154
AM49	VSS_83	VSS_155
AN12	VSS_84	VSS_156
AN16	VSS_85	VSS_157
AN34	VSS_86	VSS_158
AN38	VSS_87	VSS_159
AP4	VSS_88	VSS_160
AP46	VSS_89	VSS_161
AR12	VSS_90	VSS_162
AR16	VSS_91	VSS_163
AR34	VSS_92	VSS_164
AR38	VSS_93	VSS_165
AT1	VSS_94	VSS_166
AT16	VSS_95	VSS_167
AT18	VSS_96	VSS_168
AT21	VSS_97	VSS_169
AT24	VSS_98	VSS_170
AT26	VSS_99	VSS_171
AT29	VSS_100	VSS_172
AT32	VSS_101	VSS_173
AT34	VSS_102	VSS_174
AT45	VSS_103	VSS_175
AV11	VSS_104	VSS_176
AV39	VSS_105	VSS_177
AW10	VSS_106	VSS_178
AW4	VSS_107	VSS_179
AW40	VSS_108	VSS_180
AW46	VSS_109	VSS_181
B47	VSS_110	VSS_182
B48	VSS_111	VSS_183
B49	VSS_112	VSS_184
BA12	VSS_113	VSS_185
BA14	VSS_114	VSS_186
BA44	VSS_115	VSS_187
BA5	VSS_116	VSS_188
BA6	VSS_117	VSS_189
BB41	VSS_118	VSS_190
BB4	VSS_119	VSS_191
BB9	VSS_120	VSS_192
BC10	VSS_121	VSS_193
BC13	VSS_122	VSS_194
BC15	VSS_123	VSS_195
BC4	VSS_124	VSS_196
BC74	VSS_125	VSS_197
BC26	VSS_126	VSS_198
BC31	VSS_127	VSS_199
BC35	VSS_128	VSS_200
BC40	VSS_129	VSS_201
BC45	VSS_130	VSS_202
BD3	VSS_131	VSS_203
BD43	VSS_132	VSS_204
BE44	VSS_133	VSS_205
BF1	VSS_134	VSS_206
BF2	VSS_135	VSS_207
BF3	VSS_136	VSS_208
BF48	VSS_137	VSS_209
BF49	VSS_138	VSS_210
BG17	VSS_139	VSS_211
BG2	VSS_140	VSS_212
BG22	VSS_141	VSS_213
BG25	VSS_142	VSS_214
BG28	VSS_143	VSS_215
BG28	VSS_144	VSS_216





DEL R1181,R1179,R1182,R1189,R1183,R1184  
0104 PR Change










placement on TOP SIDE VIN Plane



Reserve for EMI




0129 PR Change




For EMI add Gasket


For EMI place TOP













For EMI place BOT





For EMI place BOT




placement on TOP SIDE VA+ Plane







For ESD request



BOT side




TOP side



Quanta Computer Inc.  
PROJECT : BKLA & BKNA

Size	Document Number	Rev
	HOLE	1A
Date:	Tuesday, January 30, 2018	Sheet 17 of 59



0926 Change


Place these Caps near So-Dimm0.

Place these Caps near So-Dimm0.


1uF/10uF 4pcs on each side of connector

**Quanta Computer Inc.**  
PROJECT : BKLB & BKNB


Size	Document Number	Rev
	DDR4 DIMM0-STD(4.0H)	1A
Date:	Tuesday, January 30, 2018	Sheet 18 of 59








0926 Change



Place these Caps near So-Dimm1.  
 1uF/10uF 4pcs on each side of connector  
 VREF DQ1 M1 Solution












Table 14.2. GPIO Descriptions for GB4C-128 Packages





GPIO Number	GPIO Name	I/O	Functional Description	I/O Termination
GPIO0	NVVDD_PWM_VID	0	PWM Output to control NVVDD	0 to 1V8 PWM output
GPIO1	GC6M_GC6_FB_EN	0	FB Enable for GC6 2.1	Open Source 10 kΩ pull-down
GPIO2	GC6M_GPU_EVENT7	1	GPU wake signal for GC6 2.1	10V0 pull-up to 1V8_AON, unless driven actively.
GPIO3	NVVDD_SRAM_PWM	0	PWM output to control the SRAM power supply	0 to 1V8 output
GPIO4	GC6M1V8_MAIN_EN	0	GPU power sequencing for GC6 2.1	Open Drain 10kΩ pull-up to 1V8_AON
GPIO5	FRM_LCK	1	Active low Frame Lock	Open Drain 1V8 pull-up to 1V8AON

STRAP[2:0] VRAM Table for N17P-G0/G1 GDDR5 Recommended Memories


RAMCFG [2:0]	DESCRIPTION	Vendor	Vendor P/N	Quanta P/N	FBVDD/Q	Default
0x0	GDDR5 256Kx32 7 GHz	Samsung	SAMSUNG/K4G80125FB-HC28	AKG5QGD515	1.5V	Default
0x1	GDDR5 256Kx32 7 GHz	Micron	MICRON/MT5125B032H-F70A	AKG5QGUT10	1.5V	
0x7	GDDR5 128Kx32 7 GHz	Samsung	SAMSUNG/K4G41325FE-HC28	AKG5PWT18	1.55V	
0x8	GDDR5 128Kx32 7 GHz	ELPIDA	ELPIDA/EDW4032BAG-70-F-D	AKG5PWT12	1.55V	

Table 5.3. RAMCFG

Strap Pins (see Note)	RAMCFG Setting Number
STRAP2 STRAP1 STRAP0	(see Memory RVL for memory configs corresponding to these numbers)
L L L	0 (0x0000)
L L H	1 (0x0001)
L H L	2 (0x0002)
L H H	3 (0x0003)
H L L	4 (0x0004)
H L H	5 (0x0005)
H H L	6 (0x0006)
H H H	7 (0x0007)
L L L M	8 (0x0008)
L M L	9 (0x0009)
L M M	10 (0x000A)



GFx SMBus Isolation (for EC)



Throttle



Overt shutdown




Table 14.2. GPIO Descriptions for GB4C-128 Packages (Continued)

GPIO Number	GPIO Name	I/O	Functional Description	I/O Termination
GPIO6	NVVDD_FSI	0	Phase Shedding (see Section 14.3.1.)	10 kΩ pull-up to 1V8_AON to enable multiple phases
GPIO7	LCD_BL_PWM	0	Panel Backlight enable	100 kΩ pull-down
GPIO8	MEM_VDD_CTL	0	Memory voltage control	Pull-up/pull-down to set the FBVDD power-on voltage
GPIO9	THERM_ALERT	I/O	Active Low Thermal Alert	Open Drain 10 kΩ pull-up to 1V8_AON
GPIO10	MEM_VREF_CTL	0	Memory voltage control	100 kΩ pull-down
GPIO11	LCD_VDD	0	Panel Power enable	100 kΩ pull-down
GPIO12	PWR_LEVEL	1	AC power detect of power supply (drawn input)	100 kΩ pull-up to 1V8_AON
GPIO13	LCD_BLEH	0	LCD Panel Backlight enable	Panel Backlight enable
GPIO14	HPD_IFPA	1	Hot Plug Detect for IFPA	Inverted Input. See Figure 14.5
GPIO15	HPD_IFPB	1	Hot Plug Detect for IFPB	Inverted Input. See Figure 14.5
GPIO16	GC6M_GPU_PEX_RST_MON	0	System side PCIe reset monitor	10 kΩ pull-up to 1V8_AON unless actively driven
GPIO17	HPD_IFPD	1	Hot Plug Detect for IFPD	Inverted Input. See Figure 14.5
GPIO18	HPD_IFPE	1	Hot Plug Detect for IFPE	Inverted Input. See Figure 14.5
GPIO19	3D_Vision	0	3D Vision L/R Signal	100 kΩ pull-down
GPIO20	DCS_MODE	0		
GPIO21	UNUSED	I/O		
GPIO22	UNUSED	I/O		

Table 14.2. GPIO Descriptions for GB4C-128 Packages (Continued)

GPIO Number	GPIO Name	I/O	Functional Description	I/O Termination
GPIO23	GC6M_GPU_PEX_RST_HOLD#	0	GPU PCIe self-reset control	Open Drain 10 kΩ pull-up to a gate 3V3
GPIO24	HPD_IFPF	1	Hot plug detect for IFPF	Inverted Input. See Figure 14.5
GPIO25	UNUSED	0		
GPIO26	UNUSED	0		
GPIO27	HPD_IFPC	1	Hot plug detect for IFPC	Inverted Input. See Figure 14.5

GPIO Number	GPIO Name	I/O	Functional Description	I/O Termination
OVERT	OVERT	I/O	Catastrophic Over Temperature	100 kΩ pull-up to 3V3_AON



0927 Change

Marge to +NVVDD

Near GPU

Under GPU


0927 Change

**VUID N17P-G0-A1**  
13/27 NVVDD

AA14	VDD
AA21	VDD
AB13	VDD
AB15	VDD
AB17	VDD
AB18	VDD
AB20	VDD
AB22	VDD
AC12	VDD
AC16	VDD
AC19	VDD
AC23	VDD
M12	VDD
M16	VDD
M19	VDD
M23	VDD
N13	VDD
N15	VDD
N17	VDD
N18	VDD
N20	VDD
N22	VDD
P14	VDD
P21	VDD
R13	VDD
R15	VDD
R17	VDD
R18	VDD
R20	VDD
R22	VDD
H12	VDD
H16	VDD
H9	VDD
L23	VDD
U13	VDD
U15	VDD
U18	VDD
U20	VDD
U22	VDD
V13	VDD
V15	VDD
V17	VDD
V20	VDD
W22	VDD
W12	VDD
W16	VDD
W19	VDD
W23	VDD
Y13	VDD
Y15	VDD
Y17	VDD
Y18	VDD
Y20	VDD
Y22	VDD

**VUIE N17P-G0-A1**  
14/17 FBVDDQ

AA27	FBVDDQ
AA30	FBVDDQ
AB27	FBVDDQ
AB33	FBVDDQ
AC27	FBVDDQ
AD27	FBVDDQ
AE27	FBVDDQ
AF27	FBVDDQ
AG27	FBVDDQ
B13	FBVDDQ
B16	FBVDDQ
B19	FBVDDQ
E13	FBVDDQ
E16	FBVDDQ
E19	FBVDDQ
H10	FBVDDQ
H11	FBVDDQ
H12	FBVDDQ
H13	FBVDDQ
H14	FBVDDQ
H15	FBVDDQ
H16	FBVDDQ
H18	FBVDDQ
H19	FBVDDQ
R20	FBVDDQ
H21	FBVDDQ
H22	FBVDDQ
H23	FBVDDQ
H24	FBVDDQ
H8	FBVDDQ
H9	FBVDDQ
L27	FBVDDQ
M27	FBVDDQ
N27	FBVDDQ
P27	FBVDDQ
R27	FBVDDQ
T27	FBVDDQ
V30	FBVDDQ
V33	FBVDDQ
V30	FBVDDQ
W27	FBVDDQ
W30	FBVDDQ
W33	FBVDDQ
Y27	FBVDDQ




**VUIG N17P-G0-A1**  
8/17 VDD5


AA12	VDD5
AA16	VDD5
AA19	VDD5
AA23	VDD5
AC14	VDD5
AC21	VDD5
M14	VDD5
M21	VDD5
P12	VDD5
P16	VDD5
P19	VDD5
P23	VDD5
T14	VDD5
T21	VDD5
U17	VDD5
V18	VDD5
W14	VDD5
W21	VDD5

**VUIH N17P-G0-A1**  
11/17 VDD5

VC143	330U, 2.5V, 3528
C1066	6.8p/50V/NPO, 4
VC159	1U/6.3V/X5R, 2
VC162	1U/6.3V/X5R, 2
VC165	1U/6.3V/X5R, 2
VC167	1U/6.3V/X5R, 2
VC168	1U/6.3V/X5R, 2
VC169	1U/6.3V/X5R, 2
VC170	1U/6.3V/X5R, 2
VC173	1U/6.3V/X5R, 2
VC176	1U/6.3V/X5R, 2
VC179	1U/6.3V/X5R, 2
VC182	1U/6.3V/X5R, 2
VC184	1U/6.3V/X5R, 2
VC186	1U/6.3V/X5R, 2
VC188	1U/6.3V/X5R, 2
VC190	1U/6.3V/X5R, 2
VC192	1U/6.3V/X5R, 2
VC199	22U/6.3V, 6
VC201	22U/6.3V, 6
VC203	22U/6.3V, 6
VC205	22U/6.3V, 6
VC403	22U/6.3V, 6
VC404	22U/6.3V, 6



PLACE CLOSE TO GPU BALLS





CHANNEL A: 2G/4G GDDR5

Channel 0 <0-31> MF=0 Non-mirrored

Channel 1 <32-63> MF=1 mirrored






Table 9.4 GDDR5 Command Mapping (GB4C-128 & GB2C-64 packages)

Command Ball on GPU		DRAM Signal Definition
For DRAM(s) tied to DQ[31:0]	For DRAM(s) tied to DQ[63:32]	
FBA_CMD0	FBA_CMD16	CS*
FBA_CMD1	FBA_CMD17	A3_BA3
FBA_CMD2	FBA_CMD18	A2_BA0
FBA_CMD3	FBA_CMD19	A4_BA2
FBA_CMD4	FBA_CMD20	A5_BA1
FBA_CMD5	FBA_CMD21	WE*
FBA_CMD6	FBA_CMD22	A7_A8
FBA_CMD7	FBA_CMD23	A6_A11
FBA_CMD8	FBA_CMD24	AB1*
FBA_CMD9	FBA_CMD25	A12_RFU
FBA_CMD10	FBA_CMD26	A0_A10
FBA_CMD11	FBA_CMD27	A1_A9
FBA_CMD12	FBA_CMD28	RAS*
FBA_CMD13	FBA_CMD29	RST*
FBA_CMD14	FBA_CMD30	CKE*
FBA_CMD15	FBA_CMD31	CAS*

Table 9.5 GDDR5 DEBUG Command Lines


Command Ball on GPU	DRAM Signal Definition
FBA_CMD33 (do not connect to DRAM)	(not used)
FBA_CMD34 (do not connect to DRAM)	(not used)
FBA_CMD34 (do not connect to DRAM)	DEBUG0
FBA_CMD35 (do not connect to DRAM)	DEBUG1








D  
C  
B  
A

5 4 3 2 1




		<b>Quanta Computer Inc.</b>
		<b>PROJECT : BKLB &amp; BKNB</b>
Size	Document Number	Rev
	N17P-G1 (Reserved)	1A
Date:	Tuesday, January 30, 2018	Sheet 27 of 59



Camera



	Panel ID1	Panel ID2
FHD	11	
4K2K	1	0
HD	0	1








**PROJECT : G35**  
**Quanta Computer Inc.**

Size C	Document Number NA	Rev 1A
Date: Tuesday, January 30, 2018		Sheet 29 of 59



### USB 3.0 PORT2





### USB 2.0 PORT3





### USB 3.0 PORT4




### USB 3.0 PORT1




1011 Change for BKNB



SATA HDD Connector(Cable type)




# SSD










# WLAN/BT

# NGFF Wifi/BT (Type E)





VBUS:5V



Channel Enable Setting:

EN\_AB/EN\_CD are the channel enable pins for channels A&B and C&D respectively

EN	Setting
0	Disabled
1	Enabled (Default)

Equalization Setting:

EQA/B/C/D are the selection pins for the equalization selection


EQA/B/C/D	Equalizer setting (dB)	
	@2.5GHz	@5GHz
0 (Tie 0Ω to GND)	5.1	10.9
R (Tie Rest to GND)	1.9	6.7
F (Leave Open)	3.5	8.9 (Default)
1 (Tie 0Ω to VDD)	6.8	13.1

Flat Gain Setting:



FGA/B/C/D are the selection pins for the DC gain

FGA/B/C/D	Flat Gain Settings
0 (Tie 0Ω to GND)	-3
R (Tie Rest to GND)	-1.5
F (Leave Open)	0 (Default)
1 (Tie 0Ω to VDD)	+2

Change R1173 and R1158 to 1K for BKNB





Min=2.024A Max: 2.398A




# Thermal


Near CPU



# Touch Pad Connector AA type



0104 PR change




0130 PR Change FOR ESD

0110 PR Change FOR ESD

Universal Jack

# Audio Code (ALC295)



## ALC295

QFN48(6\*6)


Thermal pad=AGND

## S@TAS5766

Digital

Analog

EC monitor FAULT# to control AMP\_MUTE#



Close to KU1

Change DGPU\_PROCHOT\_SENSOR# and DEL VQ6

0104 PR Change


Add KR71 to mount for ER stage

MB ID1: ADIC (GP17)  
 KR72 MB\_ID (KR71=100K) Stage  
 X 3.3 V (2.5V ~ 3V) 15°GPU1050T1 -> 150W  
 200K 2.2 V (2 ~ 2.3V) PR  
 100K 1.65 V (1.5~1.8V) ER  
 0.0 0.00 V (0.0~0.3V) SR

MB ID2: ADIC (GP13)  
 KR73 MB\_ID (KR74=100K) Stage  
 X 3.3 V (2.5V ~ 3V) 15°GPU1050T1 -> 150W  
 200K 2.2 V (2 ~ 2.3V) PR  
 100K 1.65 V (1.5~1.8V) 17°GPU1050T1 -> 150W  
 58K 1.18 V (1.0~1.3V) 17°GPU1050T1 -> 180W  
 22K 0.59 V (0.5~0.8V) NA  
 0.0 0.00 V (0.0~0.3V) NA

For BKBN KR73 to 100K

For Audio Speaker ID




	SPK_ID0	SPK_ID1	
GL503:15	00		4013 15" TI Smart Amp/S@
GL703:17	01		4013 17" TI Smart Amp/S@
FX503 :15	10		18phi 15" RTK CODEC internal Amp/A@
FX703 :17	11		22phi 17" RTK CODEC internal Amp/A@

Debug only

Quanta Computer Inc.  
 PROJECT : BKLB & BKBN  
 EC (IT8987)  
 Date: Tuesday, January 30, 2016 Sheet 36 of 59

45W H62: GFX\_CORE LL=-2.7mV/A



45W H62: VCORE LL=-1.8mV/A




**PROG SETTING**

PR63 110K_1%_4	<b>PROG1</b> 95855-PROG1	PR64 1.87K_1%_4	<b>PROG3</b> 95855-PROG3	PR65 63.4K_1%_4	<b>PROG5</b> 95855-PROG5
PR67 1.87K_1%_4	<b>PROG2</b> 95855-PROG2	PR68 121K_1%_4	<b>PROG4</b> 95855-PROG4		


VR\_A: VCORE, 45W-H62: 3-Phase, I<sub>max</sub>=128A, IOCP=153.6A, FSW=300K  
 VR\_B: GFXCORE, H62: 2-Phase, I<sub>max</sub>=35A, IOCP=42A, FSW=300K  
 VR\_C: VCCSA, H62: I<sub>max</sub>=11.1A, IOCP=16.93A, FSW=583K

0112 PR Change


# VCORE



# GFX\_CORE




# 3.3V & 5V










# +1.05V\_S5




# +1.5V




# +1.8V\_S5



# +VCCIO (Fix VCCIO=0.95V)






Reverse Input Voltage Protection

Close to Sense Resistor

Close to Sense Resistor



0112 PR Change

$ILIM = LDO3 * (R2 / (R1 + R2)) / 20 / R3$   
 $= 4.87 \sim 5.94A$

Adapter OVP

OVP TYP: 24.32V  
 Min: 23.68V  
 MAX: 24.97V

ChargeOption0 [5]: Learn Mode  
 ChargeOption0 [5]=0, Disable Learn Mode (default at POR)  
 ChargeOption0 [5]=1, Enable Learn Mode


ChargeOption0 [9:8]: Switching Freq Setting  
 ChargeOption0 [9:8]=00, 600KHz  
 ChargeOption0 [9:8]=01, 800KHz (default at POR)  
 ChargeOption0 [9:8]=10, 1MHz

ChargeOption1 [7]: CMP\_REF Setting  
 ChargeOption1 [7]=0, 2.3V (default at POR)  
 ChargeOption1 [7]=1, 1.2V

ChargeOption1 [9]: PMON Gain (PMON\_RATIO)  
 ChargeOption1 [9]=0, 0.25uA/W  
 ChargeOption1 [9]=1, 1uA/W <default @ POR>

ChargeOption3 [2]: Hybrid Power Boost Mode  
 ChargeOption3 [2]=0, Disable Hybrid Power Boost Mode (default at POR)  
 ChargeOption3 [2]=1, Enable Hybrid Power Boost Mode

PMON function for 1.2V full scale




$R = 1.2V / (1uA/W * Watts)$


	ADP	120W
	Psys	240W
Full Scale	PSYS_CHG	1.2V
Location	PR259	5.1K/F_4
	PR263	0_4

# AC IN

AC ADAPTOR IN CONN





# BAT IN



+NVVDD

N17P-G0 (TDP=40W)  
Max=100A, TDC=50A  
N17P-G1 (TDP=50W)  
Max=124A, TDC=59A


0112 PR Change



OC setting with 10uA source  
GO OCP Min 120A  
G1 OCP Min 140A


GPU\_PSI Status:

PSI Voltage	Operating Phase Number
0V~0.4V	1 phase with DEM
0.8V~1V	1 phase with CCM
1.4V~5.5V	Active phase with CCM (Only for 2 or 3 hases)



# FBVDDQ - 1.5V\_GPU

## 0112 PR Change





### FBVDDQ Voltage Setting: 1.55V / 1.35V


FBVDDQ_CTRL	PR353	PR354	FBVDDQ
1	12K	3.57K	1.55V
0	12K	3.57K	1.35V

### FBVDDQ Voltage Setting: 1.50V / 1.35V


FBVDDQ_CTRL	PR353	PR354	FBVDDQ
1	12.4K	2.94K	1.50V
0	12.4K	2.94K	1.35V




## +1.0V\_GPU




## +1.8V\_GPU\_AON




## 0112 PR Change



## Discharge





# +12V for FAN












RGB KB LED Driver





1/4 PR Change




H(internal PU H)		
	4 Area RGB	1 Area R
KR109	No mount	Mount




1226 PR Change




From PCH SDIO





# FAN1 for GPU




# FAN2 for CPU




 <b>Quanta Computer Inc.</b> <b>PROJECT : BKLB &amp; BKNB</b>		Rev
		1A
Size	Document Number	
	<b>FAN</b>	
Date:	Tuesday, January 30, 2018	Sheet 52 of 59



EMI Solution



0115 PR Change



**DCCBUF**  
Enable active DDC buffer : Internal pull down 150Kohm+-20%.  
I/O  
L: Passive DDC pass-through (Default)  
H: Active DDC buffer with default threshold  
M: Active DDC buffer without internal pull up resistor

**CFG**  
Configuration pin, 3.3V IO, internal pull down at ~150kΩ.  
L: HDMI ID disable  
H: HDMI ID enable

**PRE**  
3.3V Output pre-emphasis setting; Internal pull down at ~150kΩ, 3.3V I/O.  
L: no pre-emphasis  
H: 1.6dB pre-emphasis  
M: 2.5dB pre-emphasis

**EQ**  
For PS8407A  
3.3V Receiver equalization setting; Internal pull down at ~150kΩ, 3.3V I/O.  
L: programmable EQ for channel loss up to 12.4dB  
H: programmable EQ for channel loss up to 4.3dB  
M: programmable EQ for channel loss up to 8.6dB  
For PS8201A  
Receiver equalization setting; Internal pull down at ~150kΩ, 3.3V I/O.  
L: programmable EQ for channel loss up to 6.5dB @ 3Gbps  
H: programmable EQ for channel loss up to 9.5dB @ 3Gbps  
M: programmable EQ for channel loss up to 3dB @ 3Gbps

# Dual-Mode DisplayPort (DP++)
















Table 2-1: Source-Side Mini DisplayPort Connector Pin Assignment

Top Row			Bottom Row		
Pin Number	Signal Type	Pin Name	Pin Number	Signal Type	Pin Name
1	GND	GND	2	In	Hot Plug Detect
3	Out	ML_Lane 0 (p)	4	CONFIG (see note 1)	CONFIG1
5	Out	ML_Lane 0 (n)	6	CONFIG (see note 1)	CONFIG2
7	GND	GND	8	GND	GND
9	Out	ML_Lane 1 (p)	10	Out	ML_Lane 3 (p)
11	Out	ML_Lane 1 (n)	12	Out	ML_Lane 3 (n)
13	GND	GND	14	GND	GND
15	Out	ML_Lane 2 (p)	16	I/O	AUX_CH (p)
17	Out	ML_Lane 2 (n)	18	I/O	AUX_CH (n)
19	GND	GND	20	PWR Out (see note 2)	DP_PWR



BIOS Setup	WOLAN DISABLE		WOLAN ENABLE	
	LAN_PWEN	WOL	LAN_PWEN	WOL
S3	H	H	H	H
S4	L	L	H	H
S5	L	L	H	H


**Quanta Computer Inc.**  
 PROJECT : BKLB & BKNB  
 Giga LAN RTL8111HS  
 Date: Tuesday, January 30, 2018 Sheet 55 of 59  
 Rev 1A





OS status	S0	S3	(Soft OFF)	(Soft OFF)	(Soft OFF)	(Soft OFF)
H/W status	S0	S3	S4 (Win10 off) RTC wake Enable WOLAN Enable	S4 (Win10 off) RTC wake Disable WOLAN Disable	S5 (Fast Startup 'y')	S5 (Fast Startup 'x')
RUN_ON	HL		L	L	L	L
+3V	HL		L	L	L	L
+5V	HL		L	L	L	L
+0.675V_DDR_VTT	HL		L	L	L	L
+12V	HL		L	L	L	L
+3V_SSD/+3V_PCH_CARD/+1.5V	HL		L	L	L	L
+1.05V_VCCSTG	HL		L	L	L	L
+VCCSA	HL		L	L	L	L
+VCC_GFX	HL		L	L	L	L
+VCC_CORE	HL		L	L	L	L
+0.95V_VCCIO	HL		L	L	L	L
SUS_ON	HH		L	LL	L	
+1.05V_VCCPLL/+1.05V_VCCST	H	H	L	L	L	L
+1.05V_SUS	HH		L	L	L	L
+1.2V_SUS	H	H	L	L	L	L
SUS_ON_2.5V	H	H	L	L	L	L
+2.5V_SUS	H	H	L	L	L	L
S5_ON	HL	H	H	L		L
+1.8V_S5	H	H	HL	L		L
+1.05V_S5	H	H	H	L	L	L
S5_ON	H	H	H	L	H	L
+3V_S5	H	H	H	L	H	L
+5V_S5	HH	H	H	L		L

Cannon Lake PCH-H

EC IT8528E

